*Fig. 1*

FIG. 2





Fig. 2

*Fig. 3A*




Fig. 3B




Fig. 3C






Fig. 3D

*Fig. 4A*



9/30

ENTITY FXUCHK IS

```

PORT(  S_IN   :   IN std_ulogic;
        Q_IN   :   IN std_ulogic;
        R_IN   :   IN std_ulogic;
        clock  :   IN std_ulogic;
        fails  :   OUT std_ulogic_vector(0 to 1);
        counts :   OUT std_ulogic_vector(0 to 2);
        harvests : OUT std_ulogic_vector(0 to 1);
);

```

4 5 0

```

4 5 2 { --!! BEGIN
      --!! Design Entity: FXU;

```

```

4 5 3 { --!! Inputs
      --!! S_IN   =>   B.C.S;
      --!! Q_IN   =>   A.Q;
      --!! R_IN   =>   R;
      --!! CLOCK  =>   clock;
      --!! End Inputs

```

```

4 5 4 { --!! Fail Outputs;
      --!! 0 : "Fail message for failure event 0";
      --!! 1 : "Fail message for failure event 1";
      --!! End Fail Outputs;

```

4 5 1

```

4 5 5 { --!! Count Outputs;
      --!! 0 : <event0> clock;
      --!! 1 : <event1> clock;
      --!! 2 : <event2> clock;
      --!! End Count Outputs;

```

```

4 5 6 { --!! Harvest Outputs;
      --!! 0 : "Message for harvest event 0";
      --!! 1 : "Message for harvest event 1";
      --!! End Harvest Outputs;

```

```

4 5 7 { --!! End;

```

4 4 0

ARCHITECTURE example of FXUCHK IS

BEGIN

... HDL code for entity body section ...

4 5 8

END;

Fig. 4C

09751803.040901




Fig. 4D




Fig. 4E




Fig. 5A




Fig. 5B

TO6040" E08T5Z60




Fig. 6A




Fig. 6B

17/30

800




Fig. 8A
Prior Art

09751803.040901

entity FSM : FSM

850





Fig. 8B
Prior Art

09751803, 040901

ENTITY FSM IS

PORT(
 ports for entity fsm....
);

ARCHITECTURE FSM OF FSM IS

BEGIN

 ... HDL code for FSM and rest of the entity ...

 fsm_state(0 to 2) <= ... Signal 801 ...

8 5 3	{	--!! Embedded FSM : examplefsm;	}	8 5 2	}	8 6 0
8 5 9	{	--!! clock : (fsm_clock);				
8 5 4	{	--!! state_vector : (fsm_state(0 to 2));				
8 5 5	{	--!! states : (S0, S1, S2, S3, S4);				
8 5 6	{	--!! state_encoding : ('000', '001', '010', '011', '100');				
	{	--!! arcs : (S0 => S0, S0 => S1, S0 => S2,				
8 5 7	{	--!! (S1 => S2, S1 => S3, S2 => S2,				
	{	--!! (S2 => S3, S3 => S4, S4 => S0);				
8 5 8	{	--!! End FSM;				

END;

Fig. 8C

09751803-040901





Fig. 9

Fig. 10A



1030 {<instantiation identifier>. <instrumentation entity name>. <design entity name>. <eventname> 1032 1034 1036

Fig. 10B


1030	1032	1034	1036
X1	B3	X	COUNT1
X1.Z	B1	Z	COUNT1
X1.Z	B2	Z	COUNT1
X2	B3	X	COUNT1
X2.Z	B1	Z	COUNT1
X2.Z	B2	Z	COUNT1
Y	B4	Y	COUNT1
Y.Z	B1	Z	COUNT1
Y.Z	B2	Z	COUNT1

1040 1041 1042 1043 1044 1045 1046 1047 1048

Fig. 10C

1030 {<instantiation identifier>. <design entity name>. <eventname> 1034 1036

Fig. 10D




--!! Inputs
 --!! event_1108_in <= C.[B2.count.event_1108];
 --!! event_1124_in <= A.B.[B1.count.event_1124];
 --!! End Inputs

Fig. 11B

--!! Inputs
 --!! event_1108_in <= C.[count.event_1108];
 --!! event_1124_in <= B.[count.event_1124];
 --!! End Inputs

Fig. 11C



```

ENTITY X IS
    PORT(
        :
        :
        :
    );

    ARCHITECTURE example of X IS
    BEGIN
        .
        .
        .
        .
        ... HDL code for X ...
        .
        .
        .
        .
        .
    1 2 2 1 { Y:Y
            PORT MAP( :
                    :
                    );
    1 2 2 2 { A <= ....
            B <= ....
            C <= ....
    1 2 2 3 { --! [count, countname0, clock] <= Y.P;
            --! Q <= Y. [B1.count.count1] AND A;
            --! [fail, failname0, "fail msg"] <= Q XOR B;
            --! [harvest, harvestname0, "harvest msg"] <= B AND C;
            END;
    1 2 3 0
    1 2 3 2
    1 2 3 4
    1 2 3 6
    1 2 2 0

```

Fig. 12B





Fig. 13A

09751803-040901
T06040-00875/60

*Fig. 13B*

```

ENTITY OVR IS
    PORT(
        R_IN      :   IN std_ulogic_vector(0 .. 4);
        .
        .
        ... other ports as required ...
        .
        .
        R_OV      :   OUT std_ulogic_vector(0 .. 4);
        RT        :   OUT std_ulogic
    );
--!! BEGIN
--!! Design Entity: FOO;

--!! Inputs (0 to 4)
--!! R_IN => {R(0 .. 4)};
--!! :
... other ports as needed ...
--!! :
--!! End Inputs

--!! Outputs
--!! <R_OVRIDE> : R_OV(0 .. 4) => R(0 .. 4) [RT];
--!! End Outputs

--!! End

ARCHITECTURE example of OVR IS
BEGIN
    ... HDL code for entity body section ...
END;

```

Diagram annotations (brackets and labels):

- 1364: Brackets the `R_IN` port declaration.
- 1362: Brackets the `R_OV` and `RT` output declarations.
- 1363: Brackets the `RT` output declaration.
- 1360: Brackets the `--!! R_IN => {R(0 .. 4)};` line.
- 1361: Brackets the `--!! <R_OVRIDE> : R_OV(0 .. 4) => R(0 .. 4) [RT];` line.
- 1351: Brackets the `--!! End Inputs` and `--!! End Outputs` lines.
- 1356: Brackets the `--!! End` line.
- 1340: Brackets the entire `ENTITY OVR IS` block.
- 1358: Brackets the `ARCHITECTURE example of OVR IS` block.

Fig. 13C

```
PORT(      :
          :
          :
          :
      );
```

BEGIN

```

1380 {
    --!! R_IN <= {R};
    --!!
    --!!
    --!! R_OV(0 to 4) <= .....;
    --!! RT <= .....;
    --!! [override, R_OVERRIDE, R(0 .. 4), RT] <= R_OV(0 to 4);
}

```

Fig. 13D